

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/714,801	11/17/2003	Yun-Ho Choi	SAM-0486	2965
Or A MANUT	7590 03/08/2007		EXAM	INER
Steven M. Mills MILLS & ONELLE LLP			GRAYBILL, DAVID E	
Suite 605 Eleven Beacon Street Boston, MA 02108			ART UNIT	PAPER NUMBER
			2822	
SHORTENED STATUTORY PERIOD OF RESPONSE		MAIL DATE	DELIVERY MODE	
3 MONTHS		03/08/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)		
	10/714,801	CHOI ET AL.		
Office Action Summary	Examiner	Art Unit	_	
	David E. Graybill	2822		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  16(a). In no event, however, may a reply be tim  iill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	l. ely filed the mailing date of this communication. 0 (35 U.S.C. § 133).		
Status				
1)⊠ Responsive to communication(s) filed on 18 De	ecember 2006.			
2a) This action is <b>FINAL</b> . 2b) ⊠ This	☐ This action is <b>FINAL</b> . 2b) ☐ This action is non-final.			
3) Since this application is in condition for allowan	secution as to the merits is			
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.		
Disposition of Claims				
4)⊠ Claim(s) <u>1-5,7,9,11-15 and 17</u> is/are pending ir	n the application.			
4a) Of the above claim(s) <u>2-5,7,9,11-15 and 17</u>	• •	ion.		
5) Claim(s) is/are allowed.	•			
6)⊠ Claim(s) <u>1</u> is/are rejected.		. • *		
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and/or	election requirement.			
Application Papers		•		
9) The specification is objected to by the Examiner	r.			
10) The drawing(s) filed on is/are: a) acce	epted or b) $\square$ objected to by the E	xaminer.		
Applicant may not request that any objection to the o	drawing(s) be held in abeyance. See	37 CFR 1.85(a).		
Replacement drawing sheet(s) including the correcti	on is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).		
11) The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.		
Priority under 35 U.S.C. § 119				
<ul> <li>12) Acknowledgment is made of a claim for foreign</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents</li> <li>2. Certified copies of the priority documents</li> </ul>	s have been received.			
Copies of the certified copies of the priori     application from the International Bureau     * See the attached detailed Office action for a list of the priority documents.	ity documents have been receive (PCT Rule 17.2(a)).	d in this National Stage		
	·			
Attachment(s)  1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)	-	
2) Notice of References Cited (PTO-892)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	4) interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa	te		

Application/Control Number: 10/714,801

Art Unit: 2822

Applicant's election without traverse of the species wherein a package type of the first semiconductor chip is a Wafer-Level Chip Size Package (W-CSP), allegedly drawn to claims 1-5 and 7 in the reply filed on 12-18-6 is acknowledged. However, claims 2-5 and 7 are not drawn to the elected species. To further clarify, claim 2 is drawn to the species wherein a package type of the printed circuit board is a TQFP.

Claims 2-5, 7, 9, 11-15 and 17 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 12-18-6.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the

Application/Control Number: 10/714,801

Art Unit: 2822

time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Corisis (6607937) and Chang (20020153599).

At column 1, lines 12-17; column 4, line 28 to column 5, line 25; and column 5, line 60 to column 6, line 37, Corisis discloses a multi-chip package comprising: a first semiconductor chip 423a, 424a which shows good results when tested for reliability after being assembled at a package level; at least one second semiconductor chip 424b which is in a wafer level configuration and is stacked on the first semiconductor chip via stacking means "adhesive," wherein a back surface of the first semiconductor chip abuts a back surface of the second semiconductor chip; a first connecting unit attached to a surface opposite the back surface of the first semiconductor chip 443a for electrically connecting the first semiconductor chip to an external system 430; and a second connecting unit 443b attached to at a surface opposite the back surface of the second semiconductor chip, for electrically connecting the second semiconductor chip to the external

Art Unit: 2822

system, wherein the first connecting unit is different from the second connecting unit, and the first semiconductor chip includes a "memory."

To further clarify, Corisis discloses that the back surface abuts the back surface because Corisis discloses that the back surface touches (is in contact with (at least indirectly)) along a border with the back surface. To further afford applicant the benefit of compact prosecution, it is noted that there is no support in the original disclosure for the scope of the term abuts to be limited to wherein the back surface is in direct contact with the back surface because the original disclosure discloses adhesive between the surfaces, and such a limitation is not otherwise originally disclosed.

However, Corisis does not appear to explicitly disclose that the first semiconductor chip includes a flash memory.

Nonetheless, at paragraph 9, Chang discloses that a first semiconductor chip 21 includes a flash memory. Furthermore, it would have been obvious to combine this disclosure of Chang with the disclosure of Corisis because it would facilitate provision of the first semiconductor chip which includes a memory of Corisis.

Applicant's remarks filed 12-18-6 have been fully considered and are adequately treated supra.

For information on the status of this application applicant should check PAIR: Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

Application/Control Number: 10/714,801

Art Unit: 2822

applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 5

Alternatively, applicant may contact the File Information Unit at (703) 308-2733. Telephone status inquiries should not be directed to the examiner. See MPEP 1730VIC, MPEP 203.08 and MPEP 102.

Any other telephone inquiry concerning this communication or earlier communications from the examiner should be directed to David E. Graybill at (571) 272-1930. Regular office hours: Monday through Friday, 8:30 a.m. to 6:00 p.m.

The fax phone number for group 2800 is (571) 273-8300.

David E. Graybill Primary Examiner Art Unit 2822